

# SRS\_P1\_HSI

---

## Contents

- 1 Scope ..... 2
- 2 Internal\_Block\_Diagram = its\_IBD() ..... 2
- 3 Funct\_Req\_dscr = switch\_signal:AI\_CONV ..... 2
  - 3.1 Scope ..... 2
  - 3.2 AI\_CONV\_Diagram = its\_IBD() ..... 2
  - 3.3 SubComponent = AI\_HW\_CONV..... 2
    - 3.3.1 Scope ..... 2
    - 3.3.2 HW\_Conv\_Diagram = its\_IBD()..... 2
    - 3.3.3 SubComponent1 = AI\_HW\_RC\_Filter ..... 3
    - 3.3.4 SubComponent2 = AI\_HW\_Volt\_Devider..... 3
  - 3.4 SubComponent = AI\_SW\_CONV ..... 3
    - 3.4.1 Scope ..... 3
    - 3.4.2 SW\_Conv\_Diagram = its\_IBD() ..... 3
    - 3.4.3 SubComponent1= AI\_ADC\_IF ..... 3
    - 3.4.4 SubComponent2= AI\_SW\_Filter ..... 4
    - 3.4.5 SubComponent3 = AI\_DECODER ..... 4
    - 3.4.6 SubComponent4 = AI\_TEST ..... 4
- 4 Nonfunct\_Req\_dscr = NF\_Req ..... 5
  - 4.1 Quality\_req ..... 5
  - 4.2 Reusability\_req ..... 5
  - 4.3 Criticalty ..... 5
- 5 Abbreviations = Used\_Abbreviations ..... 5


# SRS\_P1\_HSI

## 1 Scope

This doc is describing the HW – SW Interface.

## 2 Internal\_Block\_Diagram = its\_IBD()

(Note: This diagram is automatically generated out of information provided from the project specific RML classes)




## 3 Funct\_Req\_dscr = switch\_signal:AI\_CONV

### 3.1 Scope

Conversion of analog signal into SW signal.

### 3.2 AI\_CONV\_Diagram = its\_IBD()

(Note: This diagram is automatically generated out of information provided from the project specific RML classes)




### 3.3 SubComponent = AI\_HW\_CONV

#### 3.3.1 Scope

HW-conversion of analog input signal

#### 3.3.2 HW\_Conv\_Diagram = its\_IBD()

(Note: This diagram is automatically generated out of information provided from the project specific RML classes)



# SRS\_P1\_HSI

## 3.3.3 SubComponent1 = AI\_HW\_RC\_Filter

Comp\_Funct = Passive RC-Filter for noise reduction

**SRDH-908** - Its\_power\_supply = N/A

**SRDH-909** - PRTY\_Filter\_type = High Pass

**SRDH-811** - PRTY\_3db\_Filter\_freq = 200 Hz

## 3.3.4 SubComponent2 = AI\_HW\_Volt\_Devider

Comp\_Funct =  $u\_VoltDev\_out = k * u\_VoltDev\_IN$

Formula\_k =  $R2 / (R1 + R2)$

**SRDH-832** - Its\_power\_supply = N/A

**SRDH-835** - PRTY\_Transfer\_factor\_k =  $4.7k / (12k + 4.7k) = 0.281$


## 3.4 SubComponent = AI\_SW\_CONV

### 3.4.1 Scope

SW conversion reqs of analog input signals

### 3.4.2 SW\_Conv\_Diagram = its\_IBD()

(Note: This diagram is automatically generated out of information provided from the project specific RML classes)



### 3.4.3 SubComponent1= AI\_ADC\_IF

Comp\_Funct = Conversion of analog sigto digital sig.

**SRDH-895** - Port = **tbd**

# SRS\_P1\_HSI

---

## 3.4.3.1 PRTY\_ADC = ADC\_Block\_PRPTYS

Scope = ADC Block Initializations

**SRDH-888** - Sampling\_Frequency = **tbd**

**SRDH-889** - Sampling\_Mode = **tbd**

**SRDH-890** - AD\_Resolution = **tbd**

**SRDH-891** - Reference\_Voltage = **tbd**

## 3.4.4 SubComponent2= AI\_SW\_Filter

Comp\_Funct = FIFO-Buffer and Filter-Process

**SRDH-884** - Execution\_rate = **tbd**

**SRDH-885** - PRTY\_Buffer\_Size = **tbd**

**SRDH-886** - PRTY\_Filter\_Process = Averaging of ADC samples

## 3.4.5 SubComponent3 = AI\_DECODER

Comp\_Funct = Decoding of ADC values

**SRDH-873** - Execution\_rate = **tbd**

**SRDH-876** - [1..\*]xx\_STATE = "xx V <= U < xxV"

**SRDH-875** - Default\_Value= **tbd**

## 3.4.6 SubComponent4 = AI\_TEST

Comp\_Funct = Test of decoded AI signal values

**SRDH-868** - Execution\_rate = **tbd**

### 3.4.6.1 (0..\*) PRTY\_DTC\_Handling = xx:DTC

**SRDH-856** - DTC\_number = **tbd**

**SRDH-857** - Err\_Detect\_Crit = **tbd**

**SRDH-858** - DTC\_Quali\_Crit = **tbd**

**SRDH-859** - DTC\_Dequali\_Crit = **tbd**

**SRDH-860** - Error\_Reaction = **tbd**

**SRDH-861** - DTC\_Indication = **tbd**

**SRDH-862** - DTC\_Delete\_Protection = **tbd**

# SRS\_P1\_HSI

---

## 4 Nonfunct\_Req\_descr = NF\_Req

### 4.1 Quality\_req

**SRDH-517** - The system shall have high quality

### 4.2 Reusability\_req

**SRDH-516** - All components of the system shall be reusable

### 4.3 Criticalty

**SRDH-515** - Criticalty = tbd

## 5 Abbreviations = Used\_Abbreviations

P1 = Project 1 (Example Project)

BCP = Body Control Platform

ECU = Electronic Control Unit

IF = Interface

SF = System Function

SRD = System Requirement Description

SUPL = Supplement

UC = Microcontroller

PLCC = Plastic Leaded Chip Carrier

NVM = Non-volatile memory

RAM = Random access memory

EEPROM = electrically erasable programmable read only memory

Dig\_IO = Digital Input Output

ADC = Analog Digital covnerter

CAN = Controller Area Network

tbd = To be defined

PWM = pulse wide modulation

I2C = Inter-Integrated Circuit

SPI = Serial Peripheral Interface

UART = Universal Asynchronous Receiver Transmitter

init = initialization

req = requirement

NF\_Req = non-functional requirement